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[57] ABSTRACT
This disclosure describes an asynchronous binary di-
vider formed of an array of identical logic cells. Each
cell includes a single bit binary subtracter and a selec-
tion gate. The array is connected to divisor, dividend,
quotient and remainder registers. Divisor and dividend
numbers are read into the divisor and dividend regis-
ters, respectively. The array of identical logic cells
performs the division in parallel asynchronously and
places the results of the division in the quotient and
remainder registers for subsequent readout.
7 Claims, 4 Drawing Figures
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ASYNCHRONOUS BINARY ARRAY DIVIDER
ORIGIN OF THE INVENTION
The invention described herein was made by an em-
ployee of the United States Government and may be
manufactured and used by or for the Government for
governmental purposes without the payment of any
royalties thereon or therefor.
BACKGROUND OF THE INVENTION
15
20
This invention relates to digital computers, and more
particularly to a new and improved asynchronous bi-
nary divider. Binary dividers suitable for use in comput-
ers to perform binary division are well known. Gener-
ally, prior art apparatus for performing binary division
use controlled sequences of subtract-and-shift opera-
tions to perform the desired division. More specifically,
the normal method of operation of prior art binary divi-
sion apparatus is very straight forward and, relatively,
uncomplicated. The method is much the same as the
method a person with pencil and paper uses to carry
out decimal division in long-hand — by a sequence of
conditional subtractions and shifts. In general, this
method requires that the person attempt to determine
the quotient digits by examining the divisor with rela- 25
tion io the dividend or partial remainder. For example,
in the case of two positive binary numbers, the magni-
tude of the divisor (S) is compared with the magnitude
of the divident or partial remainder (R) to determine
the proper quotient digit. If (S) & (R), a 1 is entered
for the quotient digit and (S) is subtracted from (R). In
addition, the result is shifted to the left one bit position
to form a new partial remainder. If (S) > (R), a zero
is entered for the quotient digit and the previous partial
and reliability. The requirements for complex control
logic systems also prevent prior art binary dividers from
being formed of identical logic elements or subsystems,
thereby making them difficult to construct in modular
5 form.
Therefore, it is an object of this invention to provide
a new and improved asynchronous binary divider suit-
able for use in a digital computer.
It is a further object of this invention to provide an
10 asynchronous binary array divider which operates es-
sentially simultaneously as opposed to sequentially with
respect to the subtract-and-shift operations necessary
to perform division thereby speeding the overall opera-
tion of the divider.
It is a still further object of this invention to provide
an asynchronous binary array divider formed of an
array of identical logic elements virtually eliminating
all complex control logic system circuitry that is
needed to control prior art binary dividers.
And still another object of this invention is to provide
an asynchronous binary divider formed of an array of
identical logic elements thereby reducing cost and de-
sign effort and increasing reliability.
30
SUMMARY OF THE INVENTION
In accordance with a principle of this invention, an
asynchronous binary divider formed of an array of
identical logic cells is provided. Divider, dividend, quo-
tient and remainder registers are connected to the ar-
ray. In operation, divisor and dividend numbers are
read into the respective divisor and dividend registers.
The array reads the number in the registers and per-
forms the required subtract-and-shift division opera-
tions essentially simultaneously. The results of the si-
remainder is shifted one bit position to the left to form 35 multaneous subtract-and-shift division operations are
a new partial remainder. The following example more placed in the quotient and remainder registers for sub-
specifically illustrates this procedure: sequent readout.
In accordance with a further principle of this inven-
tion, the logic cells of the array are each formed of a
single bit binary subtracter and a selection gate. And,
each single bit binary subtracter and each selection
gate is formed of digital logic gates..
It will be appreciated from the foregoing summary of
the invention that a binary divider that overcomes the
prior art problems previously described is provided by
the invention. Because the binary array divider of the
invention is formed of identical logic cells, it can take
advantage of well known Large Scale Integration (LSI)
techniques. Once the dividend and divisor registers are
loaded, the array cells begin to work in parallel, asyn-
chronously without the need for any timing control se-
quencing. After a small time delay i.e. the sum of cir-
cuit delays, both the quotient and the remainder are
available to be loaded into quotient and remainder reg-
isters. Since the control circuitry necessary for control-
ling the division operations is simplified, performance
and reliability are improved. In addition, because the
array operates essentially simultaneously as opposed to
Let Dividend (D)=.0101 In Binary =+M» In Decimal
Divisor (8)=.1100 In Blnary=+Ji in Decimal
1 1-»1 1
/ \
.0 0 Quotient
1100 1 01010
-1100
10100
-1100
10000
-1100
01000
-1100
1000
1st try (D)
2nd try (R)
3rd try (E)
- . 4th try (R)
Remainder
(S) unsuccessful
(S) successful
(S) successful
(S) unsuccessful
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The foregoing procedure can be most accurately de-
scribed as an attempt to obtain a 1 for the quotient bit.
If the first try is unsuccessful, the quotient bit must be
a 0, since only two alternatives are available. The an-
swers to the foregoing example are: Quotient (O)_=_
0.0110 = %; and, Remainder (R) = 0.00001 = 1/32. ,„ sequentially, division speed is improved. Moreover, the
It will be appreciated from the foregoing description :*' ' "- -" J '
that the mode of operation of prior art binary dividers
is repetitive subtract-and-shift operations. Because
these operations are serial in nature, prior art binary
dividers have a speed limitation. In addition, serial op-
erating systems require complex control logic systems
to control the required operations. And, complex con-
trol logic systems inherently have poor performance
repetitive pattern of the array allows modular expan-
sion to suit essentially any size of operands.
BRIEF DESCRIPTION OF THE DRAWINGS
The foregoing objects and many of the attendant ad-
vantages of this invention will become more readily ap-
preciated as the same becomes better understood by
reference to the following detailed description when
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3 ' 4 - . .,,
taken in conjunction with the accompanying drawings row input (B) and is derived from the single bit binary
wherein: subtracter of the next lower order column in the same
FIGS, la and \b are together as illustrated by FIG. 1, row. It should be noted that in accordance with con-
a block diagram illustrating one embodiment of the in- ventional digital logic diagrams, the borrow input is il-
vention; 5 lustrated as an arrow away from a particular subtracter,
FIG. 2 is a block diagram of a single bit binary sub- the arrow indicating where the borrow comes from, not
tractor suitable for use in the embodiment of the inven- where it goes,
tion illustrated in FIGS, la and \b; and, The uppermost and rightmost (0,0 as illustrated in
FIG. 3 is a block diagram of a selection gate suitable FIGS, la and \b single bit binary subtracter 21 receives
for use in the embodiment of the invention illustrated 10 its minuend input from the D0 stage of the dividend reg-
in FIG. 1. jster 11 and -tts subtrahend input from the S0 stage of
DESCRIPTION OF THE PREFERRED the divisor reg«ster 13. The next leftmost (1,0) sub-
EMBODIMENT tractor in the same row receives its minuend input from
the D, stage of the dividend register 11 and its subtra-
For clarity and ease of description, FIGS, la and Ib 15
 hend input from the Sj stage of the divjsor regjster ,3
illustrate a 5 column X 4 row binary array divider made ^^
 jnput arrangement continues until the leftmost
in accordance with the invention. However, it is to be subtracter of the first row receives its minuend input
understood that, within practical limitations, an asyn-
 from the D< stage of the dividend register 11 and its
chronous bmary array divider formed in accordance
 subtrahend input from the S4 stage of the divisor regis-
with the invention can be made in any size. 20
 ter ^
The embodiment of the invention illustrated in FIGS. Jhe'rightmost subtracter (0,1) of the next row re-
la and 16 includes: an N stage dividend register 11; an
 ceiyeg jtg minuend in t from the out t of the selec.
N stage divisor register 13; an (N-l) stage quotient
 tion 23 of ^  , jc cd, in a row ^ shown In M&
register 15; and, a 2(N-1) rema.nder register 17 For
 e as shown jn RG ^ ri htmost , ic ce,,s
the particular configuration illustrated the dividend 25
 in row
H
s i, 2> and 3 are subject to bou6ndary con:traints>
register 11 is a five stage register with the stages desig- .
 a,, borrows d minuends j ts are , ica, 0>s In
nated D0> D,, D2, D, and D,, with the Dn stage being the • .... ,. . . . f . . .. . f . ...
°,
 z
 , . . . „ ,- addition the borrow input of the rightmost logic cell inlowest order stage. The divisor register 13 is also a five , ,. . . . •. ~ „, . , ,„ ..
r, . .° . ~ ~ o o the first row is a logical 0. This same subtracter (0,1)
stage register with the stages designated S0, Si, S2, S3 . .. . . . ° . . . , , _ . , 'jo -.1. .u o . u • .1. I . j . ™ receives its subtrahend input from the S0 stage of theand S4, with the S0 stage being the lowest order stage. JU ,. . . ._ _, v , , • . _•
~ ' . . - . < c - r » • . -.U 5. divisor register 13. The second subtracter in the secondThe quotient register 15 is a four stage register with the . • . . . , •
stages designated Q0, Q,, Q2 and Q» with the lowest ro,w recelves ltsfm'n"end '"P"1 fr°m** ou^ of th,e
order stage being O. And, the remainder register 17 is "lection gate °f the logic cell in.the first row, first col-
an eight stage register with the stages designated R0) R,, T"; a"d' '* s"btrahend "put ftom the output of the
R2, R3, R4, R., R, and R, , with stage R0 being the lowest 35 S' Sta8e of the dlvisor re«lster 13' ^ a sim>lar manner-
order staee subtracters 21'of the remaining rows are connected
The embodiment of the invention illustrated in FIGS. tof *e «?ection Eates °f preceeding rows and the stages
la and Ib also includes an array 19 of N(N-1) identi- of the dlvlsor register.
cal logic cells, which can be denominated as C«, j,, Each Sln8le blt blnary subtracter has two outputs,
where i runs the gamut of integers from 0 to N-l and 40 one outPut is the borrow outPut <B> for the next higher
j runs the gamut of integers from 0 to N-2. In the illus- order subtracter. The borrow output of the leftmost
trated embodiment the array 19 is in the form of a ma- subtracter of a particular row is the quotient for that
trix having four rows and five columns read from top row and ls connected to the input of one of the stages
to bottom and right to left, respectively, for purposes of the quotient register 18. The borrow output of the
of this description. That is, the following description 45 leftmost subtracter 21 of a particular row is also con-
uses i and j subscript terminology and a (+1) added to nected to each selector gate of that row as illustrated
a subscript means the next lower row or the next left in FIG- 3 and hereinafter described. The other output
column, as the case may be. Each logic cell of the array of each single bit binary subtracter is a difference out-
comprises a single bit binary subtracter 21 and a selec- P"» (D) and is connected to one input of the selector
tion gate 23. A preferred embodiment of a single bit bi- 50 gate of the same logic cell of the array,
nary subtracter is illustrated in FIG. 2 and hereinafter Each selection gate 23 has three inputs and one out-
described. In addition, a preferred embodiment of a se- P"t. As previously described, first and second of the in-
lection gate is illustrated in FIG. 3 and hereinafter de- puts are respectively derived from the input and output
scribed. °f the subtracter 21 forming a part of the same logic
Each single bit binary subtracter 21 includes three. 55 cell. The third input is derived from the borrow output
inputs: one input is a minuend input (M) and is derived of the leftmost borrow network of the same row,
either from the dividend register 11 or from a selection whereby for example, each of the selection networks
gate of a higher AND-4; one logic cell. The higher having one input responsive to D,.,. . . D5.,difference
order selection gate 23 is one column to the right and signals is responsive to the B5J) borrow signals. The out-
one row up as viewed in FIGS, la and Ib. The second puts of the selection gates deriving outputs MWJ3 where
input is a subtrahend input (S) and is derived from one J3 runs the gamut from 1 to N-l, (i.e., M5.,, M5J, MSJ,
of the stages of the divisor register 13. The lowest order and M5-<) and Mtji-i where i runs the gamut from 1 to
stage (S0) of the divisor register is connected to the N-l, (i.e., M,.4> M2,4, M3-4 and M4.4) are connected to
subtracters of the first, or rightmost, column of each
 65 different stages of the remainder register 17, the M5.i
row; the next higher order stage (Si) is connected to signal being coupled to R7, the M5-, signal being cou-
the next leftmost column of each row; etc. The third pled to Re, etc. The outputs of the other selection gates
input to each single bit binary subtracter 21 is the bor- 23 are connected to the next left and next lower sub-
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tractor to form the minuend input for that subtractor,
as previously described.
FIG. 2 illustrates a single bit binary subtractor made
in accordance with the invention and comprises a dif-
ference part 31 and a borrow part 33. The difference
part comprises four AND gates designated AND-1,
AND-2, AND-3, and AND-4; one OR gate designated
OR-1; and, one inverter gate designated 1-1. Each AND
gate is a three input AND gate and the OR gate is a four
input OR gate.
For ease of description, i and j subscripts are used in
FIGS. 2 and 3 and the following description, where i is
a column index subscript and j is a row index subscript
and the addition of a -H to a particular i or j means that
the particular output goes to an input in the next col-
umn or row, as the case may be. The B inputs to the
AND gates illustrated in FIG. 2 are borrow inputs from
lower order logic elements as illustrated in FIG. 1 and
10
AND-8 and AND-9; one OR gate designated OR-3;
and, one inverter designated 1-3. The AND gates are
two input AND gates and the OR gate is a two input OR
gate. For purposes of this description, the borrow out-
puts of the leftmost subtracters which, as illustrated in
FIG. 1, are connected to the quotient register 15 and
also to the selection gates are designated Bn+tJ and
fln+u. AND-8 has Bn+1J and D,+u+1inputs; and AND-9
has Bn+ij and M(J inputs. The outputs of AND-8 and
AND-9 are connected to the inputs OR-3. The output
of OR-3, designated Mi+1J-,.| can therefore be written as
DI+U Bn+,j + BB+ij M,-j and is connected as the Mu
input to the subtractor of the next row and column as
illustrated in FIGS, la and Ib. In addition, the output
from OR-3 is applied through 1-3 to create an MI+U+I
output. This latter output is connected as the M(J input
to the next appropriate row and column subtractor sub-
section. The various stages of the quotient register 15
are set to logical 1's by the negation (i.e. Bn+u) of the
previously described. The M inputs are minuend inputs 20 leftmost borrows of the corresponding rows.
either from the dividend register 11 in the case of the ~ . - -• . • -.- ..- ,..- .. -»..
._ .. . ,, ... , . . , Turning now to a description of the operation of thefirst row of ogic eels or higher order seector subsec- . ,. . «... . J .,, . . , • .u c6
 ° embodiment of the invention illustrated in the figures,
as will be appreciated from viewing FIGS, la and Ib,
25 all of the selection gates in a particular row are com-
monly controlled by the quotient bit'or borrow circuit
of the last subractor in that row. If Bn+1J for that row
is a binary zero (0), the results of the subtracters in that
row are fed through the selection gates and used as the
input. The outputs of AND-1, AND-2, AND-3, and
 partia, remainder for the next row. However, when a
AND-4 are separately connected to the four inputs of
 borrow occurs (i e Bn+i j is a binary one (j} at ^e Iast
subtractor of a particular row, the results of the sub-
tractors in that row are by-passed and the partial re-
mainder of the previous row is used as the partial re-
35 mainder for the next row. The displacement of one col-
umn bit position between rows, corresponding to one
bit left shift of the partial remainder, is accomplished
automatically due to the arrangement of the array.
For illustrative purposes, the example discussed in
an inverter designated 1-2. The AND gates are two 40 the introduction to this disclosure is illustrated in FIGS,
input AND gates, and the OR gate is a three input OR la and 16. Specifically, a binary dividend of 0.0101
gate. AND-5 has a B(J and an S, input; AND-6 has aj}u (5/16 in decimal) is read into the dividend register 11
and an M(J input; and, AND-7 has an Si and a MM by any suitable, well known, control means. Similarly,
input. The outputs of AND-5, AND-6 and AND-7 are a binary divisor of 0.1100 (3/4 in decimal) is read into
separately connected to the three inputs of OR-2. The 45 the divisor register 13 by any suitable means. In addi-
output of OR-2 is a B,+1J output and is connected to the tion, the following set of boundary conditions is set up
tions 23, for all of the subsequent rows also as illus-
trated in FIG. l_and previously described.
AND-1 has a B(J input, an S( input and an Mu input;
AND-2 has a B(J input, an_S( input and an Mu input;
AND-3 has a B(j input, an S( input, and an MfJ input;
and AND-4 has a Bu input, an S, input, and an M(J
OR-1. The output of OR-1 is a difference output, is des-
ignated DJ+U-H and is connected to a selector subsec-
tion of the type illustrated in FIG. 3 and hereinafter de-
scribed. In addition, the output of OR-1 is connected
through 1-1 so as to form a D(+1J+, output.
The borrow part 33 of the subtractor illustrated in
FIG. 2 comprises; three AND gates designated AND-5,
AND-6, and AND-7; an OR gate designated OR-2; and,
50
next higher order subtractor as the B(J input. In addi-
tion, the output from OR-2 is connected through 1-2 so
as to form a B(+1J output which forms the B(J input for
the next higher order subtractor.
The following is a truth table for the single bit binary
subtractor illustrated in FIG. 2:
-55
for the edges of the array;
BO.O = 0 M,.0 = 0
B,,, = 0 M0., = 0
BOJ = 0 MOJ = 0
B0j = 0 MOJ = 0
Borrow in Subtrahend(Bi.O
0
0
0
0
1
1
1
1
Di-fj.t+l=Bj,j5jMi
(Si)
0
011
0
011
.i+Bi.jSiHtj
Minued(Mi.i)
0
1
0
1
0
1
01
.i+BijSiMu
Difference Borrow out(Di+i.i«)
0
1
1
0
1
0
01
+Bi.iSiMi.i
(Bi«.j)
0
0
1
01
011
65
FIG. 3 illustrates a preferred embodiment of a selec-
tion gate and comprises: two AND gates designated
Moreover, the quotient and remainder registers are
cleared. Thereafter, the subtracters of the first row (0)
operate essentially simultaneously from right to left to
form the quotient for the first row which is the borrow
(B5.0) that controls the selector gates of the first row as
previously described. Thereafter, the second row (1)
subtracters operate from right to left essentially simul-
taneously to form the second quotient bit which is the
borrow (Es.i) that controls the selection gates of the
second row. This action continues through the third (2)
and fourth (3) rows. The end result of these operations
is the formation of the binary number 0.0110 (% in
decimal) in the quotient register and the formation of
the binary number 0.00001000 (1/32 in decimal) in the
remainder register.
3,803,393
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It will be appreciated from the foregoing description
that the subtract-and-shift operations described in the
discussion of this example in the introduction to the
disclosure are all carried out by the binary array. How-
ever, these operations are carried-.put essentially simul- 5
taneously as opposed to serially. Hence, the asynchro-
nous binary array divider of the invention is considera-
bly more rapid .in operation than prior art binary divid-
ers wherein subtract-and-shift operations are carried
out serially. More specifically, it will be appreciated by 10
those skilled in the art and others that the foregoing se-
quence of operations is essentially simultaneous as op-
posed to serially. Contrawise, prior art systems gener-
ally, perform the required subtract-and-shift operations
in series, thereby performing the overall division opera- 15
tion relatively slowly. Hence, this invention considera-
bly speeds up the overall division operation.
It will also be appreciated by those skilled in the art
that the invention has other advantages over prior art
binary dividers. For example, because the invention 20
utilizes an array of identical logic cells it can be created
in modular form and easily expanded, if necessary.
Also many different types of logic cells may be used. In
addition, the control circuitry necessary for the opera-
tion of the invention is greatly reduced over prior art 25
dividers, hence, the cost of manufacturing a divider to
carry out a particular size of division operations is
greatly reduced. Moreover, due to the reduction in the
number of control components, the reliability of the
overall system is improved. 30
What is claimed is:
1. An asynchronous binary array divider comprising
a dividend register having N binary stages each storing
a binary minuend signal denominated as MIJO, where i
runs the gamut of integers from 0 to N—1, a divisor reg- 35
ister having N binary stages, each storing a binary sig-
nal denominated as Sj, where j runs the gamut of inte-
gers from 0 to N—1, a matrix having N(N—1) cells, each
of said cells being denominated as C(J1, where i runs the
gamut of integers from 0 to N—1; and jl runs the gamut 40
of integers from 0 to N—2, each of said cells including
a difference network for deriving a single bit binary dif-
ference signal denominated as Dj+1J/+, for cell C,j,, a
borrow network for deriving a single bit binary signal
denominated as B,+,j( for cell CtJI and indicative of 45
whether a borrow condition exists in response to the
subtraction operation performed by the difference net-
work of cell CWJ1, and a selection network for deriving
a single bit minuend binary signal denominated as
Mi+ui+i for cell C(Ji; said difference network for cell
C(J1 being responsive to the borrow signal BU1, the divi-
sor register signal Sj and the minuend signal M( j/, said
borrow network for cell C(Ji being responsive to the di-
visor signal Sj the minuend signal M,J; and the borrow
signal BUI; and the selection network for cell GUI being
responsive to the minuend signal Mu, the difference
signal DI-HJI+I and the borrow signal BJVJI.
2. The divider of claim 7 further including a quotient
register having (N— 1 ) binary stages, each of said stages
of the quotient register being separately responsive to
the B/VJI signals derived from the CN-,jt cells.
3. The divider of claim 1 further including means for
feeding borrow signals of predetermined value to cells
C0ji, and means for feeding minuend signals of prede-
termined value to cells C0j2, where j2 runs the gamut
of integers from 1 to N— 2.
4. The divider of claim 1 wherein the difference net-
work of cell Cjj, includes means for deriving its
output signal in accordance with:
5. The divider of claim 1 wherein the borrow network
of cell Ciji includes means for deriving its BJ+UI output
signal in accordance with:
BI+UI = BUI Sj + fljj! Afjji + Sj Afjji
6. The divider of claim 1 wherein the selection net-
work of cell Ctji includes means for deriving its
MI+UI+I output signal in accordance with:
7. The divider of claim I further including a remain-
der register having 2(N— 1) binary stages, the first
(N— 1) of the stages of the remainder register being sep-
arately responsive to the MH./V— i minuend signals de-
rived from cells C(1.y—i, the remaining (N— 1) of the
stages of the remainder register being separately re-
sponsive to the MWJ3 minuend signals derived from cells
CAT-J.M, where:
i, runs the gamut of integers from 1 to N— 1;
j3 runs the gamut of integers from 1 to N— 1 and
j4 runs the gamut of integers from 0 to N— 2.
50
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